

**Sematech Surface Preparation
and Cleans Conference 2008**

**Optimization of a Post Via Etch Wet Clean
Process Using a Novel, Full-Wafer Inspection
Technique for Non-Visual Defects**

Dana Scranton & Jim Bryer
Semitool
655 West Reserve Drive,
Kalispell, MT 59901
+1 (406) 752-2107
dscranton@semitool.com


Robert Newcomb & Bill Usry
Qcept Technologies
75 Fifth Street NW, Suite 740
Atlanta, GA 30308
+1 (404) 685-9434
robert.newcomb@qceptech.com

SEMITOOL



Problem Statement

- Electrical test data for a 90nm fab process highlighted a yield loss issue for center of wafer die
- Traditional inspection techniques using optical and e-beam tools were unable to detect the issue
- In this paper, we present results on optimizing a post via wet clean process that eliminates the center of wafer die yield loss mechanism



Non-Visual Defects (NVDs)

- “Defects that cause electrical failure, but do not leave behind a physical remnant that can be affordably detected with today’s detection techniques, are called **non-visual defects**. As circuit designs become more complex, more circuit failures will be caused by defects that leave no detectable physical remnant”⁽¹⁾ based on the use of traditional defect inspection techniques.

(1) The International Technology Roadmap for Semiconductors (ITRS) 2005 Edition, Yield Enhancement, page 18.


Non-Visual Defects (NVDs)

	Defect Examples	Inspection Techniques	Review and Classification Techniques
Physical Defects	<ul style="list-style-type: none"> • Particles • Scratches • Pits • Bridging 	<ul style="list-style-type: none"> • Laser Scattering • Optical Imaging • E-Beam 	<ul style="list-style-type: none"> • Optical Review • SEM/EDX
Non-Visual Defects	<ul style="list-style-type: none"> • Trace Metallics • Organics & Inorganics • Watermarks • Charging 	<p>ChemetriQ[®] Inspection (Scanning Differential Work Function)</p>	<ul style="list-style-type: none"> • Analytical Tools • TXRF • TOF-SIMS • VPD/ICPMS

ChemetriQ is a Registered Trademark of Qcept Technologies

NVD Inspection with ChemetriQ


The ChemetriQ probe scans the wafer to detect changes in surface work function related to NVDs, and software creates a ChemetriQ Image



C.Yang, et al; MICRO Magazine V.25.1; Inspecting Wafers Using a Potential Difference Imaging Sensor Method, (2005)


Post Etch Residues

- After the via etch process, post etch residues are present on the sidewalls and floor of the via
- The challenge – how to remove the etch residues and ensure the removal of the cleaning chemistry
- It is critical that the rinsing step following the wet chemistry clean is highly efficient and effective




Post Wet Clean Residues

- If the rinse is not highly efficient, then sub-monolayer residues and vapors may be present in the via
- Fab process engineers are driven by competing forces when trying to optimize the rinse process time
 - Reduce rinse times & DI usage
 - Efficient and effective rinsing
- The proper balance is a challenge



Via Outgassing Phenomenon

- The sub-monolayer residues and vapors can diffuse from the via to create a surface residue
- This phenomenon is referred to as via outgassing, and can result in device degradation & yield loss
- The via outgassing residues are NVDs, and thus difficult to detect using traditional inspection tools



Experimental Design – Parameters


Test Wafers	130nm etched vias 2.5-to-1 aspect ratio
Wet Clean Process Flow	Wet Clean (using ATMI ST250) DI Water Rinse Spin Dry (using IPA/N ₂ Process)
Experimental Split	(1) Stationary Rinse Nozzle 5mm off center (2) Sweep Rinse Nozzle translated across Wafer Center
NVD Inspection	(A) Immediately after Wet Clean Processing (B) After 24 hours of Storage to allow for Via Outgassing

Experimental Design – Notes

- Why use a Sweep Rinse Nozzle
 - Disrupt the boundary layer of liquid to introduce higher levels of turbulence in order to increase the turbulent diffusivity of liquid at the via surfaces
- NVD Inspection for Via Outgassing
 - Via outgassing was most evident after storage of the processed wafers in a cassette for 24 hours after the wet clean and DI rinse processing


Experimental Results – Stationary Nozzle

- Inspection results for the DI rinse using the stationary nozzle shows the presence of via outgassing
- The via outgassing signature as shown on the ChemetriQ Image is not detectable by traditional tools
- The location of the via outgassing signature matched the typical die loss pattern as shown in Figure 1




Experimental Results – Sweep Nozzle

- Use of the sweep nozzle rinse process enabled higher efficiency for removal of the via residues
- Having the ability to detect the via outgassing NVDs enabled the fast optimization of the rinse process
- The ChemetriQ Image to the right shows that the via outgassing was eliminated with a sweep rinse




Verification in a 90nm Production Fab

- The optimized sweep nozzle rinse process was implemented in a fab running a 90nm via technology
- Yield results on product wafers matched expectations, eliminating the center of wafer yield loss
- These results validate that NVD inspection enables fast, efficient optimization of wet processes



Benefits Gained by 90nm Production Fab

Yield Enhancement	Elimination of Via Outgassing Resulted in Increased Yields	 <p>The image shows two circular wafer patterns. The left one, labeled 'Unoptimized', has several red dots scattered across its surface, representing defects. An arrow points to the right one, labeled 'Optimized', which is a clean, uniform grid of dots without any red spots.</p>
Throughput Improvement	Total Rinse Time Reduced by 30% Using Sweep Nozzle Rinse	Platform Throughput Increase of 10 wph
Cost Reduction	Total Rinse Time Reduced by 30% Using Sweep Nozzle Rinse	Lower Costs Realized by Reduced DI Water Usage (~625 ml / wafer)

Summary Statement

- A post via etch wet clean process was optimized to eliminate via outgassing as an NVD yield issue
- The use of ChemetriQ Inspection for NVD detection enabled the development of the optimized process
- The optimized process utilized a sweeping nozzle rinse step on the Semitool single wafer clean tool
- Verification in a 90nm fab showed increased yields, higher tool throughputs and reduced DI water costs